HVDC Q&A
Subscribe
Activity timeframe
-
Why value of DC capacitor in VSC-HVDC converter is (Vdc/2) in some cases and (2Cdc) in some cases?
Asked 5 years ago 0 answers
3 Terminal HVDC vsc runs in PSCAD 4.2
Asked 6 years ago 1 answer
Need 2 Terminal HVDC with 2 level VSC
Asked 6 years ago 1 answer
3-terminal HVDC link with 2-level VSC terminals
Asked 7 years ago 0 answers
How to generate firing pulses by SPWM in PSCAD?? obtained Vabc from the dq vector control
Asked 7 years ago 1 answer
Delay block/signal for pulse-width modulation (PWM) signal?
Asked 7 years ago 0 answers
PWM, delay signal, MMC, HVDC, modulation
