Answers

Mar 18, 2015 - 09:50 PM
Dear: Justin_Sane Attached file is simple example of "3-phase full wave controlled rectifier (Resistive load)"
http://forum.hvdc.ca/1510548/I-am-looking-for-3-Phase-Controlled-Rectifier
http://forum.hvdc.ca/1510548/I-am-looking-for-3-Phase-Controlled-Rectifier

Mar 18, 2015 - 09:50 PM
----------

Mar 19, 2015 - 06:47 AM
Hello Hasan.
Thanks for your answer. In the meantime I also figured it out.
Problem: Thyristor is expecting 2 dimensional signal.
Solution: Disable "Interpolated Pulse", then a logical 1-dimensional signal is sufficient. For my case I created it by a comparator (comparing a measured current and a fixed value), connected to a monostable MultiVibrator (Pulse duration between one and two times the simulation time step).
Thanks for your answer. In the meantime I also figured it out.
Problem: Thyristor is expecting 2 dimensional signal.
Solution: Disable "Interpolated Pulse", then a logical 1-dimensional signal is sufficient. For my case I created it by a comparator (comparing a measured current and a fixed value), connected to a monostable MultiVibrator (Pulse duration between one and two times the simulation time step).

Apr 02, 2015 - 08:58 AM
Hello Justin_Sane,
Can you post the project that you made?
Thnaks.
Can you post the project that you made?
Thnaks.
Add New Comment